Поиск

Вебинар - Продвинутое тестирование DDR5

Representing an almost complete re-architecting of the memory channel, the DDR5 standard introduces several significant changes over the previous generation DDR4 standard. This webinar explains some of the more complex training sequences required by DDR5 as well as the functional test scenarios that present significant challenges to architects, designers, and test engineers. We will show how achieving full coverage of the many training and operating modes of next-generation DDR5 memory systems requires an equally modern test solution that is protocol capable, provides flexible stimulus generation, and applies sophisticated capture and measurement techniques.


Thu, Mar 26, 2020 6:00 PM - 7:00 PM MSK


Зарегистрироваться для участия и получения видеозаписи >


Overview

Join us for this complimentary webinar to learn some of the more advanced topics related to training and functional testing for JEDEC® DDR5 standard components and systems.


Why This Event Is Important

Representing an almost complete re-architecting of the memory channel, the DDR5 standard introduces several significant changes over the previous generation DDR4 standard. This webinar explains – in detail – some of the more complex training sequences required by DDR5 as well as the functional test scenarios that present significant challenges to architects, designers, and test engineers. We will show how achieving full coverage of the many training and operating modes of next-generation DDR5 memory systems requires an equally modern test solution that is protocol capable, provides flexible stimulus generation, and applies sophisticated capture and measurement techniques.


Agenda

- Initializing and training the DDR5 command and data buses

- Calibrating write latencies

- Measuring read latencies

- PDA enumeration

- Key building blocks for enabling functional testing

- Capturing and analyzing read data bursts

- Data and strobe bus turnaround


Who Should Attend

System architects, digital design engineers, verification engineers, product engineers, test engineers, applications engineers, system integrators, product line managers, and project managers.


Speakers

Erin Holley, Senior Member of Technical Staff

Erin specializes in digital design and system architecture as part of Introspect Technology’s R&D team. She currently leads the development of test solutions for high-speed memory interfaces at Introspect Technology.



Просмотров: 68

© 1997 - 2018  OOO «ПСБ СОФТ», Москва

Официальный дистрибьютор Cadence

Нажимая кнопку, вы даете согласие на обработку своих персональных данных в соответствии с Пользовательским соглашением.